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Read-only memory (ROM) is widely implemented as a phase-to-amplitude mapping block in direct digital frequency synthesizers 
(DDFS). This paper derives an equivalent model for the ROM in a DDFS to analyze and reduce the access time that is critical to 
the performance of the DDFS. Moreover, the signal skew observed in the simulation waveform is illustrated. The proposed 
64×3-bit ROM is integrated as a part of an 8-bit DDFS, which operates functionally at 6 GHz. Measurement results demonstrate 
the improvement in the spur free dynamic range. 
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Direct digital frequency synthesizers (DDFS) are widely 
used in communication systems, chirp radar systems, and 
phase array antennas. To exploit DDFSs in broadband com- 
munication systems, DDFS designs operating at GHz-range 
clock frequencies are required. A direct digital synthesizer 
can be implemented from a phase accumulator, a phase- 
to-amplitude mapping block, and a digital-to-analog con-
verter. The phase-to-amplitude mapping block is the key to 
a high performance DDFS. Many architectures and designs 
for the phase-to-amplitude mapping block in a DDFS have 
been reported in the literature. Phase-to-amplitude mapping 
methods are mainly based on ROM-based designs [1], 
computational mapping designs [2,3], or both [4–6]. The 
increasing demand for higher speed DDFS circuits and the 
frequency limitations in CMOS technologies have necessi-
tated the development of DDFSs implemented using het-
erojunction bipolar transistor (HBT) technology. Although 
indium phosphide (InP) HBT based circuits tend to work at 
a high frequency, high cost and low yield have limited the 
development of InP HBT based large scale integrated (LSI) 
circuits. Gallium arsenide (GaAs) HBT combining high 
frequency and high yield with a moderate price, shows 
prominent application in mixed-signal integrated circuits 
with a high level of complexity, such as the ultrahigh speed 
DDFS with high spur free dynamic range (SFDR).  
Comparing to a DDFS with computational mapping [3], 
the one with both ROM and computational mapping [7] was 
found to have a higher SFDR. However, the ROM is often 
the limiting factor for the high speed of a DDFS, because it 
has to support clock rates in the order of two-and-half times 
the synthesized frequency [8]. Many technologies have been 
adopted to realize a high speed ROM with large size. The 
fastest CMOS ROM reported, operates at a frequency up to 
1.1 GHz [9]. A 64-bit, 5-GHz read-write look-up table 
(LUT) has been implemented in GaAs HBT [10], while an 
InP HBT 36-GHz, 16×6-bit ROM test circuit has also been  
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Figure 1  Architecture of the 64×3-bit ROM. 
fabricated [11], with the output voltage amplitude falling 
from 330 mV at 20 GHz to 160 mV at 36 GHz. 
Based on theoretical analysis, simulation and experi-
mental results, we introduce a 64×3-bit, 6-GHz ROM fabri-
cated using an 1 μm GaAs HBT process for DDFS applica-
tion. 
1  Design and analysis 
The 64×3-bit ROM was integrated as part of the phase- 
to-amplitude mapping block in a DDFS [7]. The perfor-
mance of the ROM is critical for a high speed DDFS. The 
overall speed of the DDFS could be increased by reducing 
the access time of the ROM. An array-structured memory 
organization is adopted for the architecture. An equivalent 
model is derived for analysis of the access time of the 
ROM. 
1.1  ROM architecture 
The 64×3-bit ROM is organized as an 8 row by 24 column 
array, with each block of 8 columns holding 3-bit words. 
Three X-inputs together with three Y-inputs select the ad-
dressed word. The architecture of the 64×3-bit ROM is il-
lustrated in Figure 1. 
The ROM address decoding is divided into two parts, 
with the 3 most significant bits (MSBs) for row decoders 
and the other 3 bits for column decoders. The differential 
outputs from the accumulator select the bit values stored in 
the ROM memory cell array. The sense amplifier converts 
the bit values into ECL voltage levels and drives the digi-
tal-to-analog converter (DAC) to obtain the analog output.  
1.2  Memory cell  
The ROM memory cell can be designed using a diode to 
assign an “1” or “0”. However, when the diode is selected   
by the word line, the current in the diode flows from the 
row decoder. This imposes a challenge on the fan out of the 
row decoder. The memory cells, consisting of one transistor 
per cell, greatly reduce the driving of the row decoder. The 
64×1-bit memory cell array with a pull-up transistor, 
pull-down current source and sense amplifier is illustrated 
in Figure 2.  
The base of the memory cell transistor is connected to 
the word line and its collector and emitter are connected to 
ground and the bit line, respectively. To assign the bit value, 
a differential bit line is adopted for the following two rea-
sons. First, for a differential signal, it is able to provide 
maximal noise margins, low noise sensitivity, as common 
mode noise signals; i.e. signal disturbances common to both 
differential bit lines are rejected to a large degree. Second, 
small logic swings could reduce the access time of the 
ROM. 
The bit value stored in the memory cell transistor is de-
termined by its emitter, which is connected to the high or 
low line. If the emitter is connected to the high line, the bit 
value is “1”. When the memory cell is selected, a current of Ion 
flows through the memory cell. The current in the unselected 
memory cell is Ioff. The equivalent transient model for a ROM 
with differential bit lines is illustrated in Figure 3. 
Because the equivalent resistance of the bit line is negli-
gible, it is reasonable to equate the bit line to one capaci- 
 
 
Figure 2  Schematic diagram of the 64×1-bit memory cell array. 
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Figure 3  Equivalent transient model for ROM with differential bit lines. 
(a) Model for bit value “0”; (b) equivalent transient model for RC network. 
tance. Moreover, all the capacitances connected to the bit 
line can be modeled with one capacitance Cbit. As the cur-
rent in the memory cell is controlled by the word line, the 
current in the bit line is a pulse current source. The propa-
gation delay tp caused by the RC network shown in Figure 






 , (1) 
where ∆V is the amplitude of the voltage swing on the bit 
line.  
Assume there are n transistors connected to the high line, 
and thus, (8–n) transistors are connected to the low line, as 
shown in Figure 2. Analysis shows that the current differ-
ence between the high and low line in one column can be 
expressed as 
          on off(2 9) (1 8).l hI I I I n I n  (2) 
It should be noted that I  for n = 0 is the same as that 
for n = 8. Further analysis shows that when the selected 
memory cell is changed from “1” to “0” or “0” to “1”, the 
current to charge Cbit can be expressed as 
 bit on offI I I  . (3) 
Substituting eq. (3) into eq. (1) yields 
 
Figure 4  Schematic diagram of the row decoder circuit. 





    . (4) 
From the equations above, we know that minimizing the 
off-state current Ioff and increasing the on-state current Ion 
could optimize the current difference between the high and 
low lines, and reduce access time for the memory cell. Re-
ducing the capacitance connected to the bit line is also very 
important. The on- and off-state current of the memory cell 
are determined by the ROM address decoder. 
1.3  Row and column decoders 
Bipolar decoders are typically built either from ECL NOR 
gates [12] with complemented inputs or from AND gates [8] 
using diode logic. For the diode AND gate, a static current 
is supplied through the input diodes, thus the output of the 
diode decoder begins to change as its inputs change, rather 
than once the inputs cross a threshold voltage. Therefore, 
the output swing is determined by the input swing since 
there is no level-restoring gate. A NOR gate decoder, with 
its level-restoring gate structure allows smaller swings on 
the heavily-loaded address line than on the gate output. The 
advantages are balanced by a potential increased delay due 
to the level-restoring gain stage.  
The ECL NOR gate based row decoder circuit is illus-
trated in Figure 4. The three Y-address inputs are decoded 
in the same way through similar circuitry. 
Cload is the capacitance connected to the word line. The 
circuit contains a three-input NOR gate and an emitter fol-
lower. Eight row decoders, as shown in Figure 1, fully con-
stitute the decoding of 3-bit input addresses. Only when all 
the inputs are low is the decoder output high and any high 
input would pull the output down to a low voltage level. 
The output high and low voltage levels are critical to mini-
mize the delay caused by the memory cell. According to eq. 
(4), the high and low voltage levels should be carefully 
chosen to maximize Ibit. It should also be noted that in-
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creasing the swing of the decoder output will increase the 
delay of the decoder.  
1.4  Sense amplifier 
The logic swing on the bit lines is kept small to slow down 
the delay and speed up the memory cell. However, the out-
put of the memory should have enough drive capability to 
drive the next stage logic circuit. 
The sense amplifier connected to the data line pair con-
verts the current difference into voltage output. The differ-
ential output of the sense amplifier then goes through the 
emitter follower to a final ECL output buffer, which restores 
the read data to normal ECL voltage levels and drives the 
DAC in the next stage of the DDFS. 
2  Simulation results and discussion 
A simulation was carried out to estimate the performance of 
the ROM. The access time of the ROM was simulated to be 
about 130 ps. The bit values stored in the ROM are random. 
When the stored bit values are read out, the output bit pat-
tern may be a single logic low followed by a long string of 
logic highs, or vice versa. The simulation results show that 
signal skew and glitch may arise and degenerate the per-
formance of the ROM. In a DDFS, as the bit values stored 
in the ROM represent the amplitude of the sine wave, the bit 
error caused by the ROM degenerates the SFDR of the 
DDFS. 
The bit error of the ROM arises from the skew in the 
ROM address decoders and parasitic capacitance of the bit 
lines in the memory cell array. 
Signal skew is observed because each row or column 
does not have the same decoding time. The worst case delay 
occurs when three of the input bits to the decoder are 
switched simultaneously [11]. Columns 0 and 4 have the 
longest delay because all the address bits in the column in-
puts must be switched simultaneously when going from 
column 7 to column 0, and from column 3 to column 4, re-
spectively. In a DDFS, the ROM output should be aligned 
with other phase-to-amplitude mapping blocks under the 
clock frequency. When skew occurs, the setup time and 
hold time of the data flip-flop is reduced, and consequently, 
the possibility of bit errors in the ROM is increased. 
There is another reason for bit errors in the ROM. As 
discussed above, the memory cell capacitance is charged 
through the current flowing in the bit lines. At high fre-
quency, the current is insufficient to charge the capacitance. 
In view of the transient time response, skew is observed. 
The skew in row 2 and column 7 of the bit pattern depicted 
in Table 1 is shown in Figure 5. 
The bit pattern in row 2 is “00110001”, where the number 
of “0” contains one bit more than the number of “1”, so the low 
line of this block has more bit transistors connected to it than 
Table 1  Bit patterns in the ROM 
Row 
Column 
0 1 2 3 4 5 6 7 
0 0 0 1 1 0 0 1 1 
1 0 0 1 1 0 0 1 1 
2 0 0 1 1 0 0 0 1 
3 0 0 1 1 1 0 0 0 
4 0 0 0 1 1 1 0 0 
5 0 0 0 1 1 1 1 1 
6 0 0 0 0 0 1 1 1 
7 0 0 0 0 0 0 0 0 
 
 
Figure 5  Skew in row 2 and column 7 is observed when the bit pattern 
depicted in Table 1 is stored in the ROM. 
the high line, and thus it has a greater parasitic capacitance than 
the high line, due to the additional base-emitter capacitance 
from the low bit transistor. The leakage current of unselected 
memory cells reduces the efficient current to charge the capac-
itance. Moreover, the bit pattern in row 3 is “00111000”. When 
the address increases from row 2 to row 3, the bit pattern 
becomes “…1000100…”, that is, three bits with “0” fol-
lowed by only one bit with “1”. As the time to response is 
proportional to the capacitance and inversely proportional to 
the current, at a high clock frequency, the parasitic capaci-
tance will not have enough time to respond, causing signal 
skew.  
This phenomenon has also been previously reported 
[11], although it was observed by a bit pattern of 
“1111111011111110” from a single column. The leakage 
current of unselected memory cells reduces the current am-
plitude of the bit lines, and thus the parasitic capacitances 
on the bit lines require more time to charge and discharge. 
When working at a high frequency, and with the ROM pro-
grammed with a bit pattern of a single logic low followed 
by a long string of logic highs, or vice versa, skew may 
arise and degenerate the performance of the ROM. Thus, 
the word and bit lines should be kept as short as possible to 
reduce the layout parasitic. 
3  Experimental results 
The ROM was fabricated in 1 μm GaAs HBT, with ft and 
fmax both around 60 GHz. The 64×3-bit ROM was integrated
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Table 2  High speed ROM performance comparison 
Technology InP HBT [1] InP HBT [11] CMOS [9] GaAs HBT [8] GaAs HBT [10] GaAs HBT [This work] 
Transistor ft (GHz) 370 300  55 50 60 
ROM size (bits) 160 96 4K 4K 64 192 
Data rate(Gbps) 24 36 1 3 5 6 
Power consumption (W)  1.13 0.057 1.2 6.4 0.6 




Figure 6  Microphotograph of an 8-bit 6 GHz DDFS integrated with the 
64×3-bit ROM. 
 
Figure 7  Output of the 8-bit DDFS with a 5 GHz external clock and 
FCW=1. 
as part of an 8-bit DDFS. The six least significant bits of the 
8-bit accumulator outputs in the DDFS were set as ROM 
addresses. The ROM converts the phase to a 3-bit sine wave 
amplitude and drives the DAC in the next stage to obtain an 
analog output. Using 700 GaAs HBTs, the total area of the 
ROM is 1.2 × 0.6 mm2. The ROM draws a current of 130 
mA from a 4.6 V power supply. 
A microphotograph of the 8-bit DDFS with the 64×3-bit 
ROM is shown in Figure 6. The DDFS output waveform 
with the DDFS clocked at 5 GHz and the FCW set to 1 is 
shown in Figure 7. With the FCW set to 1, the output fre-
quency of the DDFS was 1×5000/28 = 19.531 MHz with an 
SFDR of 39.5 dBc. With this FCW, the phase increased  
 
Figure 8  Measured spectrum of 1.816 GHz output frequency with SFDR 
of 40.58 dBc using a 5 GHz clock (FCW=0x5D). 
 
Figure 9  Measured spectrum of 2.367 GHz output frequency with SFDR 
of 33.96 dBc using a 6 GHz clock (FCW=0x65). 
every clock cycle, so the ROM output changed every clock 
cycle. Figure 8 shows a measured SFDR of 40.58 dBc with 
the output frequency 1.816 GHz and FCW=0x5D under a 
5-GHz clock. As shown in Figure 9, the DDFS had an out-
put frequency of 2.367 GHz with SFDR of 33.96 dBc under 
a 6-GHz clock. The measured SFDR is higher than that of a 
DDFS [3] without ROM. The effectiveness of the proposed 
ROM for DDFS application has been verified by the meas-
urement results. 
Table 2 compares our results with some recently pub-
lished high speed ROM performances. The delay in the 
proposed ROM is greater than that in others, due to the 
lower power consumption and the output load capacitance. 
2296 Chen J W, et al.   Chinese Sci Bull   July (2011) Vol.56 No.21 
4  Conclusion 
We have proposed a 64×3-bit ROM for DDFS application. 
The operating frequency is as high as 6 GHz. This suggests 
that a ROM at microwave frequencies can be implemented 
using a GaAs HBT process. Moreover, power dissipation is 
not excessively high. The proposed ROM could be imple-
mented as part of a DDFS for a better SFDR. 
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